ASE2 CARD CATALOG ENTRY
This tree contains documents pertaining to VHDL, Verilog, and Synthesis. It includes Quick Reference Cards for VHDL, Verilog, and 1164 packages by Janick Bergeron and Qualis Design Corporation.
29 August 1994, H. Carter
This prologue must be included in all copies of this software. Restrictions on use or distribution: NONE
This software and its documentation are provided "AS IS" and without any expressed or implied warranties whatsoever. No warranties as to performance, merchantability, or fitness for a particular purpose exist. The user is advised to test the software thoroughly before relying on it. The user must assume the entire risk and liability of using this software. In no event shall any person or organization of people be held responsible for any direct, indirect, consequential or inconsequential damages or lost profits.
Powered by the Generic Web-Based Reuse Library (GWRL)